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ABSTRACT 
2       (U ) An oxide isolated substrate fed I L cell 
has been developed which has a higher packing density 
2 
and a lower power-delay product than conventional I L. 
The cell consists of an updiffused, Schottky clamped, 
NPN transistor and a vertical PNP transistor which acts 
as a current source at the base of the NPN.  The inherent 
high gain of the NPN structure has greatly reduced the 
problem of limited fanout encountered with conventional 
p 
I L.  These two transistors are Integrated together to 
form a compact logical inverter. 
A charge-control model is introduced to describe 
the behavior of the I L cell.  Measurements of the param- 
eters required for the charge-control model are given for 
fabricated devices and the techniques used to obtain them 
are discussed.  A computer simulation of the power-delay 
2 product of the I L cell was made using the charge-control 
model.  Power-delay results from the simulation agree well 
with measurements made on a ring oscillator.  At low power 
the cell delay was 76 nsec at 12 ywatts of power per cell. 
At an increased power of 200 uwatts per cell the delay 
decreased to 10 nsec.  An increase in the gain and a de- 
crease in the reverse transit time of the PNP transistor, 
accomplished by decreasing the impurity concentration in 
- 1 - 
the PNP base region, will improve the performance of 
the cell.  Simulations show this would result in a cell 
delay of approximately 21 nsec at 12 uwatts of power per 
cell.  Increasing the power to 100 uwatts per cell reduced 
the delay to 8 nsec. 
_ p _ 
I.   INTRODUCTION 
Due to the Increasing size and complexity of 
Large-Scale Integrated (LSI) logic circuits, a small and 
simple gate structure is needed.  This gate must have a 
low power-delay product and should be compatible with an 
(1 2) 
already existing technology.  A proposed method^ ' '   of 
p 
achieving these goals was Integrated Injection Logic (I L), 
also called Merged Transistor Logic (MTL). 
2 
The I L cell is made with the standard bipolar 
technology, requiring a minimum of four mask steps through 
metallization.  It consists of complementary NPN and PNP 
transistors and requires no ohmic load resistors.  The PNP 
device is a lateral structure, while the NPN device is 
operated in the inverse mode.  The self-isolating nature 
of the cell leads to packing densities on the order of 
40-80 gates/mm with lOu design rules. 
Since the I L structure contains only transis- 
tors, power and delay can be traded off directly on the 
same chip, giving excellent design flexibility.  A power- 
delay product of 2 pJ is possible with a minimum propa- 
gation delay time of 25 nS at high currents. 
An improvement in both size and speed of the 
2 basic I L cell is needed for future logic circuits.  An 
2 
extension of the basic I L cell, which provides the 
desired improvements, Is the oxide Isolated substrate 
- 3 - 
2 (1   U) fed I L structure.  '    The structure fabricated by 
Blatt, et al Is formed from two epitaxial layers on a 
heavily doped P-type substrate. The structure fabri- 
cated by Agraz-Guerena, et al uses a single epitaxial 
layer and an updiffused NPN profile. In this paper a 
model will be developed to predict the operation of the 
latter structure and experimental data taken on these 
devices will be presented.  A brief background of how 
2 
oxide Isolated substrate fed I L evolved Is given first, 
Following this, the basic operation and the structure 
of the cell are discussed.  Then a charge-controlled 
model is presented which adequately describes the oper- 
2 
ation of the I L cell.  Next, experimental results are 
discussed along with the methods used to obtain them. 
Finally, the model will be simulated using the measured 
parameters and the results will be compared to the mea- 
surements of a ring oscillator contained on the same 
2 
chip with the I L cell. 
_ 1} _ 
II.  EVOLUTION TO OXIDE ISOLATED SUBSTRATE FED I2L 
The realization of bipolar LSI circuitry has 
p 
been largely made possible by the development of I L. 
p 
As first proposed, I L had the potential of achieving 
densities comparable to those of metal-oxide semicon- 
ductors (MOS) but not of achieving higher speeds. 
2 
The I L cell layout eliminates the need for 
current sources and load resistors which consume both 
space and power.  The standard cell is made up of a com- 
plementary transistor pair, a vertical NPN transistor 
and a lateral PNP transistor, merged into the same semi- 
conductor region.  The NPN transistor has multiple col- 
lector outputs and acts as an inverter while the PNP 
transistor serves as a current source load, eliminating 
the need for ohmic resistors.  In comparison, a typical 
TTL gate requires six or eight transistors along with 
source and load components. 
The power-delay product of a typical cell is 
2.0 pJ per cell with a minimum cell delay of approxi- 
mately 30 nS with 10 \im  tolerance.  This allows use of 
the cell at speeds near the speed of TTL but with a much 
2 
higher packing density, 40-80 gates/mm .  Where speed 
2 isn't essential, such as In watch circuits, the I L chip 
can operate with only microwatt dissipation (1 ua per 
- 5 - 
gate) while providing high-current drive capability for 
light-emitting diodes. 
This form of bipolar logic is also very versa- 
tile since it is made with conventional bipolar process- 
ing.  This allows both digital and analog functions on 
the same chip without the need of special circuit tech- 
niques required with MOS.  Resulting designs include 
CODECs, digital-voltmeter chips, frequency dividers 
for electronic organs, and linear circuits for radio 
and television.  Buffers which allow interfacing to 
other forms of logic such as TTL are also easily imple- 
mented, as well as high speed logic including Schottky 
TTL and ECL circuitry for critical delay paths. 
p 
To expand the number of applications of I L 
circuits, the performance needs to be improved.  The 
power-delay product is limited by parasitic capaci- 
tances in the low current region of operation.  Thus, 
a reduction in area of the cell will not only Increase 
the packing density but will also lower the power-delay 
product by decreasing parasitic junction capacitances. 
With 5 Mm design rules the power-delay product is re- 
duced to 1 pJ per cell with a minimum cell delay of 
25 nS with a packing density of 80-160 cells/mm2. 
Another method of reducing the power-delay 
product is to reduce the logic voltage swing.  To 
- 6 - 
accomplish this, Schottky diodes are formed in the 
(1) 
multicollectors of the NPN switching transistor. Jl
This is done by forming the active base using a deep 
boron implantation and a phosphorus implantation In 
the collector contact region.  The resulting top sur- 
face is n~ for forming PtSl Schottky diodes with a 
barrier height tailored to provide a 250 mV signal 
swing at room temperature.^    This is done by a phos- 
phorus ion Implantation which enhances the epitaxial 
doping in the parasitic Schottky collector.  The power- 
p delay product for Schottky I L is 0.3 pJ per cell with 
a minimum cell delay of 15 nS with no change in packing 
2 density from that of conventional I L.  This technique 
has the disadvantage of reducing noise margin, which 
makes the use of a single-level metal system with dif- 
fused crossunders marginally acceptable.  An alternative 
is to use a two-level metal interconnect system which 
has an added benefit of increased packing density. 
To further increase the packing density, the 
lateral PNP transistor may be replaced with a vertical 
PNP transistor.^3, )  This form of I2L, where the p-type 
substrate is the PNP emitter or common injector for all 
2 
I L cells, is referred to as substrate fed logic (SFL). 
The packing density is Increased by 50? (120-240 cells/ 
nun' with 5M tolerances).  The decrease in cell area 
T 
causes a reduction in the parasitic junction capaci- 
tances.  This results in the power-delay product being 
reduced to 1 pJ per cell with a minimum cell delay of 
20 nS. 
p 
An additional advantage of substrate fed I L 
is that the NPN transistors are automatically equidis- 
tant from the injector, which allows the transistors to 
be oriented In any desired fashion, giving a very flex- 
ible layout.  This is in contrast to the conventional 
2 
I L where the base region is laid out perpendicular to 
the injector.  As a result, the lateral voltage drop 
in the base resistance causes the current density in 
the base to decrease from the nearest output to the 
injector to the most remote output, allowing only the 
collector nearest to the injector to switch at maximum 
speed.  Each succeeding output, moving away from the 
injector, switches at progressively slower speeds. 
The use of dielectric isolation instead of 
the conventional junction Isolation will further improve 
(7) both the power-delay product and intrinsic delay. 
Silicon dioxide Is used as the isolating dielectric 
which causes a significant drop In the parasitic junc- 
tion capacitance.  There is also an Increase In packing 
density in the non-I L circuitry since the required 
large spacing from the active device to the isolation 
- 8 - 
region has been eliminated.  The power-delay product Is 
0.1 pJ with a minimum cell delay of 5 nS and a packing 
2 density of 200-300 cells/mm . 
A summary of the performance of the various 
forms of I2L is given In Table 1.^ '     To make I2L com- 
petitive as a high speed bipolar technology while attain- 
ing a high packing density, a combination of the above 
improvements is used.  This paper will present a model 
p 
of an oxide Isolated substrate fed I L cell with Schottky 
diodes on the outputs.  A ring oscillator built on the 
chip to measure the power-delay product contains only 
single-level metal. 
- 9 - 
III.  STRUCTURE AND OPERATION OF I2L CELLS 
p 
The structure of the conventional I L cell, 
using the standard bipolar process, will be discussed 
first.  The logic circuit equivalent of a cell having 
three outputs Is shown in Figure 1 and Its topology and 
cross section in Figure 2.  The NPN transistor is formed 
by a double diffused structure operated In the inverse 
mode.  The N-type epitaxial layer forms the grounded 
emitter and the shallow n diffusion provides the mul- 
tiple collector outputs.  The need for Isolation between 
cells is eliminated since they are operated In the common 
emitter mode.  For the topology shown, an input and a 
maximum of five outputs are available with any unused 
tracks being available as wiring channels between cells. 
The emitter and collector of the lateral PNP transistor 
are formed by the P-type base diffusion with the col- 
lector being common to the base of the NPN transistor. 
The n~ epitaxial layer is the base of the PNP transistor 
and is thus in common with the emitter of the NPN tran- 
sistor.  The PNP transistor, though relatively Ineffi- 
cient, is well suited for cell layout since the emitter 
or injector can be made as a long "injector rail".  This 
permits rows of cells to be placed on both sides of this 
rail, resulting in two rows of cells.  The n collar, 
- 10 - 
shown in Figure 2, surrounding the base region suppresses 
unwanted lateral hole injection.  This provides a marked 
increase in the NPN upward gain, through an Improvement 
in the Injection efficiency of the emitter-base junc- 
tion, and permits cell-to-cell isolation with minimum 
separation. 
2 
The I L cell is a single input, multiple out- 
put circuit.  Outputs of several cells going to the same 
input are wire-ANDED and then Inverted by the NPN tran- 
sistor, thus performing the NAND function.  This is 
illustrated in Figure 3 where outputs (A and B) of two 
p 
I L gates are wire-ANDED and then inverted, giving the 
Boolean function A*B at the output of the Inverter. 
Each output must be able to sink the current supplied 
2 
to the base of the following I L cell. 
The conventional NAND logic diagram and the 
conversion to multiple output NAND representation are 
shown in Figure 4 for a D-type flip-flop. '     The layout 
2 
technique using conventional I L is demonstrated in 
Figure 5-  The logic units are placed parallel to one 
another and perpendicular to the injector.  The input 
and output connections are represented by "X" and "0", 
respectively.  In the design of this figure, the input 
and output connections can be made in any of the six 
available wiring tracks. 
- 11 - 
The topology and cross section of an oxide iso- 
2      (b) lated substrate fed I L cellv   is shown in Figure 6. 
The vertical impurity profile of both the NPN and the 
PNP are shown.  The substrate is the emitter of tne ver- 
tical PNP transistor.  A shallow buried layer in the sub- 
strate forms the base of the PNP transistor.  A diffused 
p  region serves as the collector of the PNP as well as 
the ohmic contact to the input of the cell.  The base 
region of this PNP transistor is quite narrow, 1 urn, 
relative to previousVJ/ substrate fed devices where the 
base region was a 3 P n-type epi layer.  Therefore, this 
2 
PNP transistor should be compatible with faster I L cir- 
cuits.  It should be noted that leaving the buried layer 
out permits a contact to be made to the substrate. 
The NPN transistor in the cell of Figure 6 is 
(7) + formed as an upward structure.     After the n buried 
layer has been implanted in the substrate, boron is se- 
lectively diffused into this buried layer.  The boron im- 
purities diffuse ahead of the antimony from the n buried 
layer into the n-type epitaxial layer, forming an active, 
upward profile.  The device has a highly doped emitter 
and a favorably graded base region and is not sensitive 
to the thickness of the epi layer.  The N-type doped epi 
layer forms the lightly doped collector.  The profiles 
of both the NPN and PNP devices are shown in Figure 7.  ' 
- 12 - 
The size and capacitance of the device is 
greatly reduced by the use of oxide isolation.  Since 
this is done near the end of the processing schedule, 
a problem arises with junction movement due to any high 
temperature oxidation techniques.  This was solved by 
(7) 
using a high-pressure, low-temperaturev   scheme (300 
psi steam, 700°C) which has no effect on the updiffused 
base profile. 
As shown in Figure 6, the emitter and base 
of the NPN transistor are electrically common to the 
base and collector of the PNP transistor, respectively; 
2 
the same as for conventional I L.  A Schottky diode 
contact will be formed at the collector output for the 
device as shown.  For an ohmic contact, a shallow, low 
dose donor implant may be made in the collector region. 
Multiple outputs can be formed by expanding the base 
region and adding as many outputs as required, with 
all outputs being equidistant from the injector. 
The layout technique of the D-type flip-flop 
shown in Figure 4 is demonstrated for oxide isolated 
p 
substrate fed I L in Figure 8.  The packing density is 
not only increased due to fabrication techniques but 
also because of the freedom in orientation and the 
elimination of unused input/output sites. 
- 13 - 
IV.  CHARGE-CONTROL MODEL 
A charge-controlled model will be used, to 
describe the operation of the oxide isolated substrate 
p C ■" 0) fed I L gate following the approach of Searle.   ' 
Charge is stored in a device as minority carriers in 
the neutral regions and as space charge in the Junction 
regions.  Expressions can be developed relating this 
charge to measurable physical parameters such as Junc- 
tion areas and concentrations.  An analysis of the switch- 
ing operation can be made once the charge storage of the 
device and the currents that transport the charge have 
been determined.  Charge-controlled analysis has a draw- 
back in that fine details of waveforms and the exact 
physics involved in charge removal may be lost.  This 
proves to be of little importance since the on-off nature 
of operation of switching circuits does not require knowl- 
edge of these details for most practical design work. 
A.   Current Flow 
First, the current in a charge neutral segment 
of silicon with a nonuniform doping profile will be ex- 
amined.  This will correspond to the base region of the 
2 
NPN transistor in the I L gate.  With proper substitutions 
this can be applied to the emitter and collector as well. 
The derivation of the current will follow the 
approach of Leenov^11) and Gray.^12^  The electron and 
- m - 
hole current densities can be expressed in terms of 
their drift and diffusion components by: 
Je = quenEx + qDe dn/dx (4.1) 
Jh = qMhpEx ~ qDh dP/dx- (4-2) 
If we consider the base region of an NPN tran- 
sistor, J, << J , the minority carrier current is much he 
greater than the majority carrier current with no external 
field applied.  Thus, J, in Equation (4.2) may be set 
equal to zero giving: 
0 = quhpEx - qDh dp/dx. (4.3) 
Solving for E 
x 
X   Mh   p v   ' 
Substituting Equation (4.4) into Equation (4.1), J  is 
found to be 
Jo = q^n 7T1 ^TT^  + qD. dn/dx.        (4.5) e ^e u.   p    ^ e 
- 15 - 
Using the fact that Dh/uh = D /u  resulting from the 
Einstein relationship, the current density is given by 
J  = qD  [- dp/dx + dn/dx]. (4.6) 
eep 
Since this is a p region (n << p), making n/p << 1, 
Equation (4.6) reduces to: 
J  = qD dn/dx. (4.7) 
For an NPN transistor with a junction area A, the result- 
ing current would be: 
I  = - qAD  dn/dx. (4.8) 
To solve for n„(x), the diffusion equation will be used: 
3n„      d2nn        (n  - n  ) 
dT;
   
e
  3x^      Te 
For the DC case, Equation (4.9) may be set equal to 
zero, since 3n /3t = 0, and rearranged giving: 
2 
3 (n  - n  )    n  - n 
2 £°_ = J2 R° (4 10) 
3x e e 
- 16 - 
where the subtraction of n  on the left-hand side of po 
the equation has no effect since the derivative of a 
constant is zero.  The excess electron concentration 
is defined as the difference between the total concen- 
tration and the corresponding equilibrium, that is: 
V = "P - V • f*-1" 
Also, the diffusion length for minority-carrier electrons 
is: 
Le = /D^~ . (4.12) 
Substituting Equation (4.11) and Equation (4.12) into 
Equation (4.10) yields: 
3x^   L d 
e 
The general solution to this linear differential equa- 
tion is: 
n'(x) = Cie"x/L + C2ex/L (4.14) 
The solution can be found by looking at the boundary 
conditions for a base width w. 
- 17 - 
At x = 0: 
n'(0) = 0 = C1e° + C2e° = C±  + (?2       (4.15) 
or 
C2 = n'(0) - C1 . (4.16) 
And at x = w: 
n'(w) = Cie-W/L + C2ew/L . (4.17) 
By substituting Equation (4.16) into Equation (4.17) 
and rearranging, C  is found to be: 
. n-(0)e"/L - n'(w) (,-18) 
1     w/L   w/L 
e    - e 
and C„ is: 
C2 ■ n-(0)  - e, - "'<"^- n'<°ie/LW/L   ■ C.19) 
e   - e 
The values of C, and C„ may now be substituted into 
Equation (4.14), and after rearranging the value of 
n'(x) is given by: 
- 18 - 
sinh —r~ sinh r-^- L  Le 
n'(x) = n'(0) rf-    +  rT(w)  .   _w .    (4.20) 
sinh =— L 
Le e 
Writing the emitter current, I„, using Equation (4.8) 
with x = 0 results in: 
h • «•*". aP-l <"-21> 
and substituting into Equation (4.20) gives 
-qAD 
IF = "'    w  [n'(0) cosh =-£ - n'(w)] .   (4.22) E
  L  sinh =-"- Le 
e
     
Le 
Similarily, the collector current, Ic , can be found 
with x = w: 
x=w 
qAD 
e
     [-rT(0),+ n'(w) cosh ~].     (4.24) 
L  sinh ^        ' Le 
e
     
Le 
With a positive potential applied to the base, the value 
of n'(x) at the boundaries for V"BE and V _ having any 
value is: 
n'(0) = nBQ [exp (qVBE/kT)-l] (4.25) 
_ 19 _ 
and 
n*(w) = nBo [exp(qVBC/kT)-l]. (4.26) 
The substitution of Equation (4.25) and Equation (4.26) 
into Equations (4.22) and (4.24) results in: 
IE = -!-,_ [exp(qVBE/kT)-l] + I?   [exp (qVB(,/kT)-l] (4.27) 
and 
Ic = I2 [exp(qVBE/kT)] - I1 [exp(qVBC/kT)-l]   (4.28) 
where 
qAD nR 
Zl  = L  sinhw/L  cosh W/Le <"'29> 
and 
qAD n_ 
X2 " I, sing T/l C-30) 
e        e 
A comparison with the Ebers Moll equations 
IE = -Ies [exp(qVBE/kT)-l]+aiIcs [exp(qVBC/kT)-l] (4.31) 
- 20 - 
Ic = cxNIes [exp(qVBE/kT-l] - IQS [exp(qVBC/kT)-l] (4.32) 
shows that 
Tl  ' Xes  ' W C4-33) 
With VBC = 0 In Equation (4.3D and VBE = 0 in Equation 
(4.32) the equations for I„ and I_, become: 
and 
IE = -Ies [exp(qVBE/kT)-l] (4.34) 
Ic = -Ics [exp(qVBC/kT)-l]. (4.35) 
B.   Charge Stores In The Neutral Regions 
Minority carrier charge storage occurs pri- 
marlly in the neutral portions of the transistor.  J 
The collector and emitter currents are proportional to 
the gradient of the excess-carrier distribution.  A plot 
of excess minority-carrier concentration for a base of 
width w is shown in Figure 9 for an NPN transistor.  An 
excess of "forward" minority-carrier charge (electron 
charge), q_, is set up in the neutral base region with 
r 
- 21 - 
a forward biased emitter-base Junction and the collector- 
base junction at zero volts as illustrated in Figure 9a. 
Similarly, as shown in Figure 9b, there is a "reverse" 
excess minority-carrier charge qR, where the collector- 
base junction is forward biased and the emitter-base 
junction is at zero volts. 
The time rates of change of the terminal-pair 
voltages and terminal currents are assumed small enough 
for the internal base-region charge distribution to 
change as a succession of static distributions.  Using 
Equation (4.8) and assuming no recombination, the col- 
lector and emitter currents are found to be: 
I = -Ic = IE = -qAD^zSltOi) (4.36) 
where n'(0) is the injected excess electron concentration 
at the space-charge layer boundary. 
The total excess charge, Q„, is the area of 
the triangle and may be found by integrating across the 
base giving: 
w 
QB = qA /  nB(x)dx (4.37) 
0 
which yields: 
- 22 - 
aAvmJLoi. (,.38) 
*B      2 
A factor, x, relating the current and charge 
is given as: 
T = -f (4.39) 
with T having the dimensions of time.  To find an ex- 
pression for T in terms of parameters of the transistor 
structure, Equation (4.36) and Equation (4.38) are sub- 
stituted into Equation (4.39).  This results in 
W
  . (4.40) 2D 
e 
Applying this to both the forward and reverse injection 
of the NPN transistor of Figure 9, assuming a uniform 
doping profile, both the forward and reverse transit 
times are obtained: 
TF = TR - 2ir- (l4-41) 
C.   Charge Stores In The Space Charge Region 
There is a dipole layer of charge that strad- 
dles the plane at which the impurity concentration 
- 23 - 
changes.  The electrostatic potential drop across the 
space charge layer determines the amount of charge in 
either half of the space charge layer.  This results 
(ill 15) in a transition capacitance^  * ■"   defined as: 
dQ. 
CT 3 dvT • (24-42) 
The voltage drop, V., is equal to the contact potential, 
Y , under equilibrium conditions and for an applied 
voltage, V   , it becomes: 
Vj ■ To - vaPP- (*"*3» 
The depletion approximation can be used for the diffused 
p junctions of the I L structure being studied.  The im- 
purity distribution is assumed to be linearly graded 
with the depletion layer spreading equally in both 
directions to a width w as shown in Figure 10. 
By evaluating the charge at x = w/2, the 
charge in either half of the depletion layer can be 
written as: 
Qj = Aq|  U 2  A (4.44) 
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where A is the cross-sectional area.  The carrier con- 
centration is related to the grade constant, a, by: 
ND - NA = ax (4.45) 
which when substituted in Equation (4.44) results in: 
2 
Qj = ^|w_. (4.46) 
By using Poisson's equation, the junction 
voltage, V., may be expressed in terms of carrier 
concentrations: 
3x   es 
where E is the electric field in the junction, p(x) is 
the charge density, and e  is the dielectric constant 
of silicon.  Due to the linear grade of the impurities, 
the net charge density will also be a linear function: 
p(x) = ax. (4.48) 
An expression for E(x) can now be found by substituting 
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Equation (4.48) Into Equation (4.47) and integrating 
from -w/2 to x: 
E(x) = - pjf3- [(^)2 - x2]. (4.49) 
The- junction potential is related to E  by: 
dV 
-^  = - E(x) (4.50) 
and Integrating Equation (4.50) across the entire deple- 
tion region gives the total junction voltage: 
V = qaw3 (ii   C-M vj   12e  * ^-5i; 
s 
To obtain an equation relating the charge to 
the junction voltage, Equation (4.51) is solved for w 
and substituted into Equation (4.46) resulting In: 
2 
Qj = AC^T-^173 Vj2/3- (4.52) 
Using the definition of transition capacitance as given 
In Equation (4.42), the derivative of Q. with respect 
to V., the transition capacitance is found to be: 
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CT - A(5£l,l/3 (v ,-1/3. (,.„, 
Charge and voltage can be related directly from Equa- 
tion (4.52) by defining a parameter K: 
9qaes 1/? K = A(-^2-^)1 J (4.5^) 
such that 
Qj = K(Vj)2/3. (4.55) 
By substituting Equation (4.54) into Equation (4.53), 
K can also be used to relate the capacitance to the 
junction voltage: 
CT = (2/3) K(VJ)"1/3. (4.56) 
D.   Gain 
The transistor gain is not an intrinsic part 
of the charge control model, but its theoretical devel- 
opment will be included because of its importance in the 
2 
operation of the I L gate. 
The ratio of the collector current to the base 
current is defined as the short-circuit common-emitter 
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current gain, &„.     In Figure 11 the currents of an NPN 
(12) transistor are shown. 
The base current results from the flow of the 
majority-carrier holes in the base region and is com- 
prised of two components.  The first of these components 
are the holes that are Injected back into the emitter. 
For an emitter that is several diffusion lengths wide, 
this current is: 
qAD. p 
IBE =   L     [exp(qVBE/kT)-l] (4.57) 
h 
where D, is the hole diffusion constant in the emitter, h 
L. is the majority-carrier diffusion length, and p  is 
n no 
the minority-carrier concentration in the emitter at 
equilibrium.  The second component of base current is 
due to holes recombining in the base.  This current is 
proportional to the total number of excess carriers in 
the base and can be written as 
QB 
IRB=^ (4.58) 
where Q_ is as defined in Equation (4.38) and TR IS 
the minority carrier lifetime in the base.  When the 
transistor is operated in the active region the current 
becomes: 
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IRB = ^ [exp(qVBE/kT)-l]. (4.59) 
B 
The gain of the transistor can now be written 
as 
0 = =£ = =—^— . (4.60) 
XB   XBE   ^RB 
The collector current can be written as 
Ir, = 
qAD n. H
  e bo 
C     w [exp(qVBE/kT)-l] (4.61) 
and a general expression for the transistor gain results 
from the substitution of Equations (4.57), (4.59), and 
(4.61) into (4.60); 
qADenb o 
" 
=
 555^ or • <*-62> H
 tr no   _T 
Lh      TB 
E.   Composite Model 
Now that all of the necessary charge-controlled 
parameters have been defined, a model must be formulated 
which utilizes these parameters.  The NPN transistor 
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model shown In Figure 12 and the PNP transistor model 
shown in Figure 13 follow the approach used by Searle.   ' 
The nonlinear dependence of the current on the 
applied voltage is controlled by the emitter and col- 
lector diodes through the diode equation: 
I = Is [exp(qVj/kT)-l]. (1.63) 
Nonlinear capacitors are used to hold the excess charge 
storage, q„ and q_, which control the dependent current 
generators (qF/xp and q /xR), respectively.  Finally, 
the charge in the junction space-charge layer, Q.  and 
J " 
Q. , are represented by nonlinear capacitors across each 
junction, 
As a final step, the transistor models must 
2 
now be applied to the oxide isolated substrate fed I L 
gate.  A composite gate model using these models is shown 
in Figure 14.  Noting that the emitter-base junction of 
the NPN is also the base-collector junction of the PNP, 
only a single parameter, Q.,_, is required for the junc- 
tion charge storage.  All other parameters relate di- 
rectly to the individual characteristics of either the 
NPN or PNP device and must be modeled separately. 
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V.   MEASUREMENTS 
This section deals with the measurement of the 
parameters needed for the charge-control model of the 
2 
oxide Isolated substrate fed I L gate.  A description 
of the measurement techniques is given and the results 
are tabulated in Table II.  All data was taken with a 
wafer temperature of 25 C. 
The cell used for analysis purposes, using 
5u design rules, is shown in Figure 15-  It is a two 
output cell with a Schottky diode contact on each out- 
put.  The total cell dimension, determined by the buried 
layer, is 39u by 58y.  The outdiffusion of the buried 
layer will cause a reduction in the size of the PNP, 
approximately 2.5u per edge, to 45vi .  The size of the 
Schottky contacts on the outputs will also decrease due 
to the lateral growth of the oxide Isolation, approx- 
2 
Imately 2u per edge, to 32u  or less, depending on the 
alignment of the contact window to the oxide isolation. 
A.   Gain 
2 
The NPN transistor in a standard I L gate is 
operated In the Inverse direction, which results In a 
low gain (in the range of 2 to 10), limiting the drive 
2 
capability.  In the oxide Isolated substrate fed I L cell, 
the NPN transistor is optimized for upward operation and, 
therefore, a higher gain is expected. 
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The gain measurement was made using the test 
circuit shown in Figure 16.  The Keithley Model 225 
current source was used to vary the emitter current 
with the Keithley 615 Digital Electrometer being used 
to measure the base current, collector current, and 
base-emitter voltage.  The gain was calculated accord- 
ing to: 
SF = IE/IB -1  • (5-1) 
*      The gain of the NPN transistor was measured 
on a separate NPN transistor on the same chip as the 
2 
I L cell.  This transistor has the same dimensions as 
p 
the NPN transistor in the I L cell but eliminates the 
effects of the PNP transistor.  The reverse gain was 
also measured on the separate NPN transistor in the 
same manner as the forward gain, except the emitter 
and collector leads are reversed.  The forward and 
reverse gains, for an emitter current of 30 uA, were 
found to be 166 and 1^7, respectively.  A plot of Q„ 
and 6R versus Ic is shown in Figure 17 for the NPN 
transistor. 
A separate PNP transistor was also made, but 
it was smaller than the one used in the cell.  Thus, 
some form of scaling is required to obtain the value 
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of gain for the PNP in the cell.  The current gain of 
the transistor is given as: 
JC 
aF = TTT-TI (5'2) 
where the prime is used to denote the PNP transistor, 
The value of a' is also proportional to the ratio of 
the vertical PNP transistor active area to the total 
buried layer-to-substrate junction area: 
PNP ,K ,» ap cc   . (5.3) 
r
  
rttotal 
The product of the reciprocal of this area ratio with 
a' will give a scale factor, C, which will allow a' to 
be scaled for various device geometries, i.e.: 
C = o' ^otal . (5-4) 
v
     
APNP 
The value of C was found to be 2.4 on two dif- 
ferent PNP structures.  The scaled value of (*„" resulted 
in a value of 0.085 for the value of a^ of the PNP 
transistor in the cell.  The common emitter current 
gain can be related to the common base current gain 
by: 
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8
 = 1^ • (5.5) 
The value of otp will be found In conjunction with the 
measurement of I  and I  , which is discussed in the 
es     cs 
next section. 
B.   1,1 es*  cs 
The values of the saturation currents, I 
'  es 
and I  , cannot be measured directly.  An indirect 
cs' 
method can be used^ '   which takes advantage of the 
relationship between current, juntion voltage, and 
a„ I   or a„ I  as expressed by: F  es    R  cs 
XE = aR Ica [8XP ((*VBC/kT) "1]> VBE = °      (5*6) 
Ic = «F Ies [exp (qVBE/kT) -1]; VBC = 0.     (5-7) 
If the junctions are under forward bias such that 
exp (qV/kt) >> 1, Equations (5-6) and (5-7) reduce 
to: 
aR Xcs = XE   texp ("<lVBC/kT)];  VB£ = 0     (5-8) 
aF ^s = ZC   [6XP (-<lVBE/kT)1;  VBC = °*     (5#9) 
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Using Equation (5»9) it can be seen that a 
plot of log Ir vs. VBE will result in a straight line 
whose intercept is a„ I  .  A typical curve for the test 
gate is shown in Figure 16.  This curve demonstrates the 
linear relationship between log I_ and VnI7 permitting U DC 
the extrapolation to V _ = 0, resulting in a value for 
o„ I  .  At higher currents the experimental curve de- F es       ° 
parts from the straight line due to the effects of ohmic 
resistances and high-level Injection.  A disadvantage 
of graphical extrapolation is that the extrapolation 
takes place over many magnitudes of current, where a 
small graphical error can cause a large error In sat- 
uration current.  Therefore, an arithmetic extrapolation 
is preferred using data points picked from a linear 
portion of the curve.  Dividing a„ I  by the value 
of a„ measured in the previous section results in a 
value for I  .  The test circuit used for obtaining 
es ° 
I  is the same as that used for measuring gain, Fig- 
ure 16.  A value of 3.O85E-I6A was found for I   of 
es 
2 the NPN transistor from measurements of the I L cell. 
The value of I  can now be determined by using the 
C 5 
(17) reciprocity relationshipv  ': 
aF ^s = aR ^s • (5'10) 
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The value of I  for the NPN transistor was 3.090E-16A. 
cs 
The value of I'  for the PNP transistor was 
es 
found in the same manner as for the NPN transistor, 
resulting in a value of 10.3E-17A.  When measuring I' 
p in the I L cell it should be remembered that the col- 
lector of the PNP is in common with the base of the 
NPN transistor on the input lead of the cell.  The 
input current can be written as the sum of the NPN 
base current and the PNP collector current: 
XIN " ^'V Zes texP (^VBE/kT)1 
+
 
Jcs [exp (^VBC/kT)] 
(5.11) 
Assuming a„ * 1 for the NPN transistor, which was found 
to be true.for this structure, Equation (5-11) reduces 
to: 
Ks   = XIN [eXP ^VBC/kT] (5*12) 
which allows one to use the approach used to find I 
es 
of the NPN transistor, resulting in a value of 1.46E-17A 
for I' . 
cs 
Finally, the value of a' can now be found by 
n 
again applying the reciprocity relationship, Equation 
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(5-10), since the other three parameters have already 
been determined.  The value of a^ was found to be 0.602. 
C
-   
TF' TR 
The value of x„ Is obtained from its relation- F 
ship with f™, the transistor's unity-gain bandwidth. 
This represents the frequency at which the common-emit- 
ter small-signal current gain, 6(f), becomes equal to 
one.  Again, the separate NPN transistor was measured, 
eliminating the effects of the PNP transistor contained 
in the cell.  First, a plot of (2iTf )~1 vs. Ip"1 or 
I ~  (for T„ and T_, respectively) is made as shown 
in Figure 19 for the NPN transistor.  The decrease in 
fT at high currents is caused by an increase in x„ at 
high currents, while the decrease in £~  at low currents 
is caused by the junction capacitances CTF and CTr,.  The 
intercept of the extrapolated straight line portion of 
the curve, at I ~  = 0, is called f«   and is related 
to Tp by: 
Tp = (277fA)~1. (5-13) 
The value of f-, can be measured using the 
method devised by Pritchett.     For non-microwave 
applications, 6(f) can be modeled as a single pole 
function of frequency according to: 
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• 0 
6(f) = 27 (5.11) 
1 + J 7± 
where 6  is the low frequency small-signal current gain 
and fg is the pole frequency. 
Defining f"T in terms of the magnitude of S(f) 
and 6Q for f ¥■  fT yields: 
f|8| /l - 1/&1 
fT =  == — • (5-15) 
2 
/i -   £- 2 
eo 
The task now is to measure the magnitude of 6 at a fre- 
quency greater than f_, which is given by: 
P 
fT 
fR =        • (5.16) P    P  
/B|- i 
This is easier than measuring at a frequency near f_, 
which is required in other measuring techniques. 
An arrangement of a current source and load 
such as that shown in Figure 20 can be used to measure 
6 in the 20 MHz to 200 MHz range. This RLC network is 
a current source at resonance with a shunt impedance of 
L/RC. The parasitics of the test fixture are included 
in the RLC model and their effects are canceled out at 
resonance. 
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The test circuit used, Figure 21, was built 
directly on a probe card to have the critical parts of 
the circuit as close as possible to the device being mea- 
sured, thus reducing parasitic inductance and capacitance. 
First, the test circuit is calibrated by taking 
the probes out of contact and detecting the resonance of 
the RLC network by tuning for a null in the voltage at 
TP1.  Next, a shunt is inserted between TP2 and TP3 and 
the reference voltage, V„(REF), is measured at TP2. 
Finally, the transistor is reconnected and V- is again 
measured where: 
v2 
61
 " V2(REF) * (5.17) 
Once |6| has been determined, Equation (5.15) can be 
used to determine fT-  Using this procedure a value of 
0.521E-9 sec. was measured for tp of the NPN transistor. 
If the value of inverse beta, 3R, is signif- 
icantly greater than one, the value of T„ can be obtained 
ri 
in the same way as xp, but with the emitter and collector 
terminals interchanged.  Since the value of 6D is large n 
for this structure, the value of x„ was measured to be 
1.25E-9 sec. using this method. 
Measurement of xC,  and T' for the PNP transistor 
x*       n 
p in the I L cell could not be made directly because of the 
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NPN transistor's effects and also because of the low PNP 
transistor gain.  However, if the cell is considered as 
an NPN transistor, its emitter time constant, f„c, is an 
average of x„  and :□ weighted by the saturation currents, 
I o and I' , i.e.: es     cs' 
TNC  ~I + 19— ' (5.18) 
es      cs 
Solving for T~ results in: 
(Ies * Ics) TNC " Ies TF ,_ ... 
TR = Y*  • (5-19) 
cs 
The resulting value of T' was 18.2E-9 sec.  The 
value of x'  was assumed to be equal to x'  and should have 
little effect on the cell performance since the emitter- 
base junction of the PNP transistor is not switching. 
e   c 
The emitter-base and collector-base junction 
capacitances are related to the applied voltages by the 
parameters K and K according to: 
CTE  =  2/3  Ke(Vjerl/3 (5*20) 
CTC  =   2/3  Kc(VJc)"1/3 (5.21) 
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where V, is related to the applied voltage, V  , and the 
contact potential, Y , by: 
V
< 
=
 *rt " 
Vo™' (5.22) J   o   app 
A Boonton Model 75 Capacitance Bridge was 
used to make the capacitance measurements, being care- 
ful to null out all the stray capacitances.  Once the 
capacitance values have been measured, the values of 
K and K can be determined from Equations (5.20) and 
(5.21).  A characteristic curve obtained for the common 
junction of the NPN transistor and the PNP transistor 
is shown in Figure 22. 
The emitter-base and collector-base junction 
charges are also related to the applied voltage by the 
parameters K and K according to: 
«je • Ke<Vje>2/3 <5.23) 
9je = Kc(VJo»2/3- (5-21) 
For the NPN transistor the measured values of CTC and CT£ 
at zero bias were 0.020E-12F and 0.393E-12F, respectively, 
The value of CTC is very small due to the small collector 
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area Inherent with the updiffused structure.  There is 
also no collector-to-substrate capacitance for this 
structure.  Since CTE of the NPN transistor is the same 
as C£c of the PNP transistor, only C^E had to be measured 
for the PNP transistor and was found to be 1.64E-12F at 
zero bias. 
E. Schottky Diode 
Since the Schottky diode is formed by making 
contact to an isolated N~ doped collector output, a 
direct measurement of the diode is impossible.  A type 
576 Tektronix curve tracer was used to display Ip vs. 
V _ for the NPN transistor.  With a small base drive, 
all the voltage drop was assumed to be across the 
Schottky diode.  The current at this point was ex- 
trapolated back to zero voltage drop across the diode, 
resulting in a value of 2.36E-14A for I„ of the diode. 
F. Power-Delay  Product 
The efficiency of a/ transistor can be expressed 
in terms of its power-delay product and is mentioned here 
due to its importance in evaluating the merits of the 
p 
oxide isolated substrate fed I L gate.  As the power- 
delay product decreases, the amount of power required 
to attain a given propagation delay is decreased. 
The power-delay product was measured on a 
twenty-five stage ring oscillator contained on the 
- k2  - 
same chip with the test gate.  The period of oscillation 
of the ring oscillator is fifty times the average prop- 
agation delay time of a single gate and the power con- 
sumed is twenty-five times the average gate dissipation. 
A plot of propagation delay vs. power dissipation is 
shown in Figure 23, displaying a power-delay product 
less than 1.0 pJ/volt.  At high current levels the curve 
becomes nonlinear because the diffusion capacitance 
becomes significant. 
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VI.  SIMULATION 
In this section a comparison will be made 
between the speed obtained from the simulation of the 
charge-control model to the speed obtained from measure- 
ments of the ring oscillator.  The program used for the 
circuit simulations is SPICE.^19' 
p For the simulation, seven I L cells were con- 
nected in cascade as shown in Figure 24.  Each cell rep- 
p 
resents a two output I L cell, using the model shown 
in Figure 14, with a Schottky diode connected to the 
outputs.  One output was connected to the input of the 
following cell while the second output was connected 
through 100 Mft to V _ to represent the floating output 
of the ring oscillator.  A voltage ramp was applied to 
the input and the transient response was measured at the 
output nodes of cell 4 and cell 6.  At the output of 
cell 4, the effect of the input ramp was insignificant. 
Taking half the time between the two responses gives the 
average rise and fall time for one cell.  By varying 
the emitter current of the PNP transistor in the cells, 
a power-delay curve can be obtained.  The power-delay 
results of the simulation are plotted on the same graph 
as those of the ring oscillator, Figure 23, and show 
very good agreement.  A delay of 76 ns was obtained for 
12 ywatts of power per cell.  At an increased power of 
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200 pwatts per cell the delay reduced to 10 nsec.  To 
verify the earlier assumption that T'  of the PNP would 
have little effect; Its value was varied from 1.0 nsec 
to 25 nsec, resulting In no change In the delay time 
of the cell. 
A reduction in the reverse transit time of 
the PNP transistor would increase the speed of the cell. 
The time constant of the PNP collector, T'  is given 
by the stored electrons and holes associated with the 
electron and hole currents (I and I., respectively) 
shown in Figure 25 and can be written as the weighted 
average of the associated electron and hole transit 
times (T  and T., respectively), i.e.: 
I  x  + I. T. 
,.^ _  e  e h h tc   , N 
e   h 
The reverse gain of the PNP transistor can be written 
as: 
SR = ^  • (6.2) 
e 
which allows Equation (6.1) to be reduced to 
^ _  e K h , 
R 
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The value of x. can be approximated using Equation (4.41), 
giving a value of approximately 1 nsec for this structure. 
Substitution of this value of x, and the measured values 
of xX and 6^ into Equation (6.3) gives a value of 44 nsec 
for x .  Thus, If the hole current could be increased to 
e 
make the I. x, term dominate In Equation (6.1), the value 
of reverse transit time would decrease.  The value of 
hole current is given by: 
qDhni 
Ih =  w     t
exP (qVCB/kT1 ' (6'4) 
/  ND(x) dx 
This shows that decreasing the impurity concentration in 
the base region would increase the hole current.  Another 
significant improvement In the cell would be to Increase 
the power efficiency of the PNP transistor by increasing 
its very low value of gain. 
To Implement these improvements in the simu- 
lation, the value of I"  of the PNP transistor was In- 
cs 
creased.  The value of I'  must remain significantly 
smaller than the value of I   of the NPN transitor, 
es ' 
otherwise current would be robbed from the NPN tran- 
sistor, degrading the gain performance of the I~L cell. 
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To implement the increase of I'  in the model 
and find the corresponding value of xR, other model 
parameters will have to be adjusted from the measured 
values.  Assuming that the only change is a reduction 
of the Gummel number in the PNP and defining I' as 
I' = a' I*  = a' I' (6.5) s   F  es   R cs \  -/ 
a relationship between the measured values (B^ and 
1'   ) and new values of these parameters (B^ and I", 
sm F     s* 
respectively) can be written as 
6F 6Fm 
sm 
Similarly, 
8R 
V 
s 
0Rm 
I' 
sm 
(6.6) 
(6.7) 
Solving Equation (6.7) for Bo and substituting for I' 
K S 
using Equation (6.5) results in an equation which allows 
the new value of B„ to be found. 
6R " i52  X='s -1 " <6-8> 
sm 
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Once Bp Is known the value of I' can be calculated using 
Equation (6.7), a new value of 6' can be calculated using 
Equation (6.8), and, finally, a new value of T' can be 
calculated using Equation (6.3)- 
The best power-delay product for the cell 
occurred when I' was approximately 1/5 of I  .  A 
plot of the power-delay curve for the increased value 
of I' is shown in Figure 26.  A substantial improvement 
c s 
can be seen in the power efficiency with a delay of 
approximately 21 nsec at 12 uwatts of power per cell, 
and at an increased power of 100 uwatts per cell the 
delay decreased to 8 nsec. 
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VII.  CONCLUSIONS 
Oxide isolated substrate fed integrated 
injection logic has been shown to be an effective 
p 
extension of the conventional I L structure to achieve 
higher packing density and increased speed required 
for future large-scale integrated circuits.  The low 
currents required for operation result in a power-delay 
product much smaller than the best state of the art 
MOS or bipolar logic forms. 
The evolution to oxide isolated substrate fed 
2 
I L has been given, describing the various improvements 
2 
over the conventional I L cell.  A charge-control model 
was introduced to relate the physical parameters of the 
cell to its actual operation.  Fabricated devices, con- 
taining Schottky diodes on the outputs, were measured 
to obtain the parameters required for the charge-control 
model.  The measurement techniques used to obtain the 
parameters were also discussed.  The forward and reverse 
values of gain for the NPN transistor were well above 
100 over many magnitudes of collector current.  This 
greatly reduces the fanout problems encountered with 
p 
conventional I L.  The gain of the PNP transistor, mea- 
sured in the available devices, was very low (less than 
0.1) and the value of its collector time constant was 
large (18.2 nsec).  These results arise from less than 
- H9  - 
optimum fabrication conditions that yield a very large 
Gummel number for the vertical PNP transistor.  The 
measured models, therefore, show a larger than expected 
power-delay product. 
A computer simulation of the cell was made 
using the charge-control model and the measured param- 
eters.  A power-delay curve was made from the simulation 
and compared to a power-delay curve made from measurements 
of a ring oscillator on the same chip as the cell, result- 
ing in very close agreement.  At low power the cell delay 
was 76 nsec at 12 uwatts of power per cell.  Increasing 
the power to 200 uwatts per cell decreased the delay to 
10 nsec. 
The gain and the reverse transit time of the 
PNP transistor can be improved by reducing the impurity 
concentration in the base region of the PNP.  The basic 
limitation is that the value of I  of the PNP transistor 
cs 
must be significantly smaller than the I of the NPN 
transistor or the operation of the latter, and subse- 
quently the gate, will be degraded.  A near optimum value 
of I  was found to be 1/5 I  •  An adjustment of the 
cs es 
parameters in the model to reflect this change resulted 
in a cell delay of approximately 21 nsec at 12 uwatts of 
power per cell.  At an increased power of 100 uwatts per 
cell the delay reduced to 8 nsec. 
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TABLE I 
PERFORMANCE OF VARIOUS FORMS OF I2L 
I2L Form 
Power-Delay 
Product 
(PJ) 
2.0 
Cell 
Density- 
(cells/mm ) 
40-80 
Intrinsic 
Delay 
(ns) 
p 
Conventional I L 
(10 um tolerance) 25-35 
p 
Conventional I L 
(5 um tolerance) 1.0 80-160 20-30 
Schottky I2L 
(5 um tolerance) 0.3 80-160 10-20 
Substrate Fed I2L 
(5 um tolerance) 1.0 120-240 20-30 
Dielectrically 
Isolated I2L 
(5 um tolerance) 0.1 200-300 5-10 
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TABLE   II 
PLEASURED  PARAMETERS   OF  THE  OXIDE   ISOLATED 
SUBSTRATE  FED   I2L  CELL 
NPN: 
PNP 
PARAMETER VALUE UNITS 
aF 0.994 
aR 0.993 
I 
es 
I 
cs 
3.085E-16 
3.090E-16 
AMPS 
AMPS 
TF 0.521E-9 SECONDS 
TR 1.25E-9 SECONDS 
CTC 0.020E-12 FARADS 
CTE 0.393E-12 FARADS 
aF 0.085 
aR 0.602 
I 
es 10.3E-17 AMPS 
I 
cs 1.46E-17 AMPS 
TF 18.2E-9 SECONDS 
TR 18.2E-9 SECONDS 
Cmxr 1.64E-12 FARADS 
- 52 - 
(INPUT)    B O 
+ V 
(INJECTOR) \ 
T 
■OC1 
■O C 2   (OUTPUTS) 
O C3 
LOGIC CIRCUIT EQUIVALENT 
OF AN   I2L CELL 
FIGURE 1 
-53- 
r-f SI+ COLLAR P 
/ 
Cl 
m (B D m 
C2 B C3 
TOPOLOGY 
Cl       C2 B C3 
LEJ GET 
INJ. 
CROSS SECTION 
TOPOLOGY AND CROSS SECTION 
OF A CONVENTIONAL I2L CELL 
FIGURE 2 
-54- 
+v 
J 
B 
AO—♦ 
\ 
B 
■O 
A-B 
A-B 
MULTIPLE OUTPUT  I2L CELL 
CONNECTED AS NAND  LOGIC 
FIGURE 3 
-55- 
o 
z 
3» 
a. 
i- 
a. 
3 
a z 
< 
o 
ui 
> 
a. 
o 
UJ 
UJ (E 
o 
£   = 
-56 - 
o CO 
-I 
o 
<r 
-J i UJ z 
UJ z 
Ui < (T X 
U. o 
UJ u 
-I 
-I 
< 
z g 
Z 
UJ 
> z o o 
z 
CO 
3 UJ or 
o   2 
-J    u. 
a. 
_i 
u. 
UJ 
a. 
>- 
i 
O 
u. o 
-D O 
s 
a: 
-j 
o lo 
-57- 
OUT 
TT 
INPUT 
TT- 
OXIDE 
ISOLATION 
J   L 
Pi 
J   L 
n 
r 
BASE—1 iX 
GND 
TOPOLOGY 
INPUT 
P SUBSTRATE 
CROSS SECTION 
TOPOLOGY AND CROSS SECTION 
OF AN OXIDE ISOLATED SUBSTRATE FED I*L CELL 
FIGURE 6 
-58- 
o   5; 
, UJ   o «-> UJ 
t» 
*—    OB ^^ >- ^» 
o ^K    ^S UJ a. 
•sj ^C    ^^ %n _l ^3 
O ""         —*  r> g^ ° ^* Ou    ^j ^c UJ UJ 
^        '   M »— tffc ^^^V       ***    ^3 QC 
»* \X1 ao i 2 oo 
o to 
_ 4 
» 
^* 
w 
O "^"                  I            1 
*"• 
1       I 1 1 1    1  . 
UJ 
_J 
u_ 
o 
a: 
a. 
a. 
z 
a. 
a: 
O 
co 
z 
< 
a: _I 
■»■<       e\j        ro       ^-       i*> 
-59- 
CLR 
O 
Q 
O 
x- 
-O 
0 
-Xr 
X 
CLR 
Xr 
oo 
o-o 
o 
4 
o 
O—O i>c 
>C 2 6 
*   6. CLK 
CLK 
LAYOUT OF A D-TYPE FLIP FLOP 
USING SUBSTRATE FED OXIDE 
ISOLATED I2L CELLS 
FIGURE 8 
-60- 
B 
2  P'(O) 
S5 
cr <r 
o z 
UJ LJ 
-I o UJ z 
o 
o 
0 W 
a) FORWARD INJECTION ONLY 
VEB>0, VCB=0 
B 
z # - g P(W) 
Z h- o < 
tr. oc 
o z p^ixy 
UJ UJ 
-I o UJ z QB 
o 
o 
0 w 
b)  REVERSE INJECTION ONLY 
VEB=0* VCB>0 
COMPONENTS OF EXCESS MINORITY-CARRIER CHARGES 
SET UP IN THE BASE REGION OF AN NPN TRANSISTOR 
FOR FORWARD AND REVERSE INJECTION 
FIGURE  9 
-61- 
N 
ND-NA 
IMPURITY DISTRIBUTION 
FOR A LINEARLY GRADED JUNCTION 
IN THERMAL EQUILIBRIUM 
FIGURE 10 
-62- 
EMITTER BASE COLLECTOR 
CURRENT FLOW  IN AN NPN TRANSISTOR 
FIGURE 11 
-63- 
Ies 
-KH 
<*F 
-JF- 
Oje 
"RAR 
-<5H 
B 
-0- 
Qjc 
^*F 
"R 
ics 
—oc 
NPN CHARGE - CONTROL MODEL 
FIGURE 12 
-64- 
£4- 
<1F 
dF 
Qje 
e 
WTF 
O 
B 
e 
Qjc 
^R 
dF 
Ics 
PNP CHARGE - CONTROL MODEL 
FIGURE 13 
-65- 
PNP 
ENPN 
BPNP 
Ies 
df~ 
je 
dF- 
<1RAR 
-e- 
Ies 
H<h- 
"F 
dF- 
<IRAR 
-e- 
'JS 
3»F 
«F/TF 
dF 
Ies 
^F/TF 
-©- 
Qjc 
dF- 
<*R 
3} 
les 
BNPN 
CPNP 
CNPN 
I2L COMPOSITE MODEL 
FIGURE 14 
-66- 
WINOOW 
(NPN EM ANO PNP BASE) 
N+ DIFFUSION 
WINDOW 
(OUTPUTS) 
OXIDE OPENING 
WINDOW 
(INPUT) 
OPENING IN BURIED LAYER 
(PNP BASE REGION) 
P DIFFUSION 
TOPOLOGY OF CELL USED FOR CHARACTERIZATION 
FIGURE 15 
-67- 
© 
KEITHLY  MODEL 615 
DIGITAL 
ELECTROMETER 
KEITHLY   MODEL   225 
CURRENT SOURCE 
TEST CIRCUIT 
USED FOR MEASURING GAIN 
FIGURE 16 
-68- 
UJ 
o 
u. 
QX 
-69- 
a. 
< 
10"6c=- 
10 -7 
UJ 
tr. 
a: 
O 
cr 
o 
i- 
o 
UJ 
10 ■8 
O o 
10 -9 
10 ■10 1 1 1 1 J 
200        400        600        800       1000 
BASE EMITTER VOLTAGE (VOLTS) 
COLLECTOR CURRENT VS  BASE-EMITTER VOLTAGE 
FOR THE  NPN TRANSISTOR OF THE I2L CELL 
FIGURE 18 
-70- 
(oasd) HuZ 
-71- 
R 
AAAr -nswpr^-* 
0 
TRANSISTOR 
UNDER 
TEST 
50X1 
MEASUREMENT TECHNIQUE   FOR  FINDING   \$\ 
FIGURE 20 
-72- 
COMPONENTS ON  PROBE CARD 
CIRCUIT FOR MEASURING   |£| 
FIGURE 21 
-73- 
0.5 
o 
o 
0 12 3 4 5 
REVERSE BIAS(-V) 
THE CAPACITANCE OF THE COMMON JUNCTION BETWEEN 
THE NPN TRANSISTOR AND THE PNP TRANSISTOR 
OF THE I2L CELL AS A FUNCTION OF APPLIED VOLTAGE 
FIGURE 22 
-74- 
lO v^ 
1 
O 
IP
AT
 
EL
L 
^ 
CO o 
CO 
b 5CM1 
X 
m 
cr~ 
UJ Q 
o"- 
5T 
1 o 
1-4 
CO OF
 
P 
RA
TE
 
z X < Z H 
Q O CM £ O CO IO 
SU
RE
 
JL
AT
I 
i 
O 
-1 
Ui NC
TK
 
SU
B CM 
UJ 
cr 
UJ = 
IFH IA4 o 3 Q 3 
V. U_ UJ O 2E co 
II      N IO 
or 
UJ <S u. 
o<i 
— 
1 
O 
X 
m 
io 
i 
o 
X 
CM 
o 
0. 
AT
IO
N 
DE
LA
Y 
AS
 
TH
E 
OX
ID
E 
IS
O
L 
r, i i o cr hlc 1    1 M | m i o 
r- 00 00 00 Oft   <-« o i 
O 
• 
O 
• 
O 
1 
O 
1 
O cr OL »-» w-l *-* -r-l T-l 
X X X 
lO CM IT > 
(03S) AV13Q NOIXVOVdOdd 
-75- 
f*. < 
_J 
UJ 
_j 
/-° 
UJ Q 
z 
o 
5 
o 
_J 
cc r ^  
-1 
UJ o 
o 1- 2* 
1          1    UJ o J 
1- V < CM 
^T Q. H-l z O 
Q. 
m o 
or 
CL 
a 
< 
-J 
-j 
UJ 
Q 
UJ 
U. 
UJ 
< 
0? 
1- 
-1 
-1 
UJ 
o co 
CD 
ro CO 3 CO 
UJ 
UJ 
X Q UJ 
1- u 
C\J UJ < ■ 
—J 
-1 13 o 
UJ CO 
< 
CO 
o H^ 
UJ UJ 
^4 2E 
O 
Q 
-1 X 
UJ 1- 
Q 
o 
1 o UJ 
UJ 3C 
K 
UJ CO 
Uu 
Q. 
Z 
•-4 OL
TA
 
RA
M
I 
-1 
UJ 
Q 
O 
5 » O 
CM 
UJ 
cr 
o 
u. 
-76- 
D+ T T PNP i COLLECTOR 
T 
'    T       T pNp 
n
 
Jh     Th      BASE 
CURRENT FLOW AT THE BASE-COLLECTOR 
JUNCTION OF THE PNP TRANSISTOR 
FIGURE 25 
-77- 
I1 I I I I   '    ' MM 
CO 
'2    § 
«       z 
2    2 
m       < 
CO 
< 
2£3 
CM  g    Q 
2- 
n    Laj 
2§ 
K  CL 
m 
< 
< Q. 
O tr Q_ 
o 
UJ 
•-* CM 
O  Q 
UJ 
ii   u. 
(OUJ 
£E 
X h- 
I-  to 
—   CO   UJ 
oo * 
.— Ul 
co 
b     2 
f^ CD CO 
• i i o o O i O 
CM 
m 
i 
O 
CO o 
CO CO 
5 ~ 
cr o 
o ° 
Q. tij 
<U. 
S CO 
cr 
o 
u. 
ID CM 
(33S) AV13Q NOIlVOVdOdd 
to 
-78- 
REFERENCES 
1. H. H. Berger and S. K. Wiedman, "Merged Transistor 
Logic (MTL) - A Low-Cost Bipolar Logic Concept", 
IEEE Journal of Solid-State Circuits, Vol. SC-7, 
PP. 340-3^6, October, 1972. 
2. K. Hart and A. Slob, "Integrated Injection Logic: 
A New Approach to LSI", IEEE Journal of Solid-State 
Circuits, Vol. SC-7, pp. 346-351, October, 1972. 
3-  V. Blatt, L. W. Kennedy, P. S. Walsh, and R. C. A. 
Ashford, "Substrate Fed Logic - An Improved Form 
of Injection Logic", Proceedings IEEE ED Meeting, 
pp. 511-514, December, 1974. 
4. J. Agraz-Guerena, R. L. Pritchett, and P. T. Panousis, 
private communication. 
5. F. W. Hewlett, Jr. and W. D. Ryden, "The Schottky I2L 
Technology and Its Application in a 24 x 9 Sequential 
Access Memory", IEEE Journal of Solid-State Circuits, 
pp. 119-123, April, 1977- 
6. W. M. Moller, J. B. Bindell, and E. F. Labuda, to 
be published. 
7. J. Agraz-Guerena, R. L. Pritchett, and P. T. Panousis, 
"High Performance 'Upward' Bipolar Technology for 
VLSI". International Electron Devices Meeting, 
pp. 209-212, December, 1979. 
8. P. Gary, "It's Getting Faster and Smaller", IEEE 
Spectrum, pp. 30-32, June, 1977- 
9. CM. Hart and A. Slob, "Integrated Injection Logic 
(I2L)", Philips Tech. Rev., Vol. 33, PP- 76-85, 
1973 (No. 3). 
10. P. E. Gray and C. L. Searle, Electronics Principles 
Physics, Models, and Circuits, John Wiley and Sons, 
Inc., 1969- 
11. D. Leenov, Professor at Lehigh University, private 
communication. 
- 79 - 
REFERENCES (CONT'D.) 
12. P. E. Gray, D. DeWitt, A. R. Boothroyd, and J. F. 
Gibbons, Physical Electronics and Circuit Models 
of Transistors, John Wiley and Sons, Inc., 1964. 
13. C. L. Searle, A. R. Boothroyd, E. J. Angelo, Jr., 
P. E. Gray, and D. 0. Pederson, Elementary Circuit 
Properties of Transistors, John Wiley and Sons, Inc., 
1964. 
14. S. M. Sze, Physics of Semiconductor Devices, John 
Wiley and Sons, Inc., 1969. 
15. A. B. Phillips, Transistor Engineering, McGraw-Hill 
Book Co., 1962. 
16. I. Getreu, "Modeling the Bipolar Transistor", 
Electronics, pp. 114-120, September 19, 1974. 
17. J. J. Ebers and J. L. Moll, "Large-Signal Behavior 
of Junction Transistors", Proc. IRE, Vol. 42, 
pp. 1761-1772, December, 195^ 
18. R. L. Pritchett, Member of Technical Staff, Bell 
Telephone Laboratories, private communication. 
19. L. W. Nagel and D. 0. Pederson, "Simulation Program 
with Integrated Circuit Emphasis", Proc. Sixteenth 
Midwest Symposium on Circuit Theory, Waterloo, 
Canada, April 12, 1973- 
- 80 - 
VITA 
Mr. Clarence E. Williams, Jr. was born in 
Troy, New York on June 9> 19^6, the son of Mr. and 
Mrs. Clarence E. Williams.  He graduated from Berlin 
High School, Berlin, New York in June, 1964.  He received 
an Associate Degree in Electronic Technology from Hudson 
Valley Community College, Troy, New York, in June, 1966. 
He graduated Magna Cum Laude with a Bachelor of Science 
Degree in Electrical Engineering from Lafayette College 
in June, 1975-  He is a member of Eta Kappa Nu and Tau 
Beta Pi.  He joined Bell Laboratories, Allentown, 
Pennsylvania in 1966 where he was engaged in the layout 
and testing of linear integrated circuits.  He is 
currently a Member of Technical Staff involved in 
the design of digital integrated circuits employing 
2 
I L devices.  He and his wife, the former Linda J. 
Wlttman, and their children, Lisa and Michael, reside 
in Whitehall, Pennsylvania. 
- 81 - 
